blob: ab03659ad52c173c0461dbebac28f0747d9044ec (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/*
* ========================================================
*
* HCore
* Copyright Mahrouss Logic, all rights reserved.
*
* ========================================================
*/
#include <ArchKit/Arch.hpp>
namespace HCore::HAL {
namespace Detail {
struct RegisterAMD64 final {
UIntPtr base;
UShort limit;
};
} // namespace Detail
void GDTLoader::Load(Register64 &gdt) {
Detail::RegisterAMD64 *reg = new Detail::RegisterAMD64();
MUST_PASS(reg);
reg->base = gdt.Base;
reg->limit = gdt.Limit;
rt_cli();
rt_load_gdt(reg);
rt_sti();
}
void IDTLoader::Load(Register64 &idt) {
Detail::RegisterAMD64 *reg = new Detail::RegisterAMD64();
MUST_PASS(reg);
reg->base = idt.Base;
reg->limit = idt.Limit;
rt_cli();
rt_load_idt(reg);
rt_sti();
}
void GDTLoader::Load(Ref<Register64> &gdt) { GDTLoader::Load(gdt.Leak()); }
void IDTLoader::Load(Ref<Register64> &idt) { IDTLoader::Load(idt.Leak()); }
} // namespace HCore::HAL
|
