blob: 0c246a9ddec0a05f2acc391aadb5b9193e194a61 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
/* -------------------------------------------
Copyright Mahrouss Logic
------------------------------------------- */
#include <HALKit/AMD64/Processor.hpp>
/**
* @file Processor.cpp
* @brief This file is about processor specific functions (in/out...)
*/
namespace HCore::HAL {
void Out8(UInt16 port, UInt8 value) {
asm volatile("outb %%al, %1" : : "a"(value), "Nd"(port) : "memory");
}
void Out16(UInt16 port, UInt16 value) {
asm volatile("outw %%ax, %1" : : "a"(value), "Nd"(port) : "memory");
}
void Out32(UInt16 port, UInt32 value) {
asm volatile("outl %%eax, %1" : : "a"(value), "Nd"(port) : "memory");
}
UInt8 In8(UInt16 port) {
UInt8 value = 0UL;
asm volatile("inb %1, %%al" : "=a"(value) : "Nd"(port) : "memory");
return value;
}
UInt16 In16(UInt16 port) {
UInt16 value = 0UL;
asm volatile("inw %1, %%ax" : "=a"(value) : "Nd"(port) : "memory");
return value;
}
UInt32 In32(UInt16 port) {
UInt32 value = 0UL;
asm volatile("inl %1, %%eax" : "=a"(value) : "Nd"(port) : "memory");
return value;
}
void rt_halt() { asm volatile("hlt"); }
void rt_cli() { asm volatile("cli"); }
void rt_sti() { asm volatile("sti"); }
void rt_cld() { asm volatile("cld"); }
} // namespace HCore::HAL
|
