1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
|
/* -------------------------------------------
Copyright (C) 2024-2025, Amlal EL Mahrouss, all rights reserved.
------------------------------------------- */
/**
* @file ATA-PIO.cc
* @author Amlal EL Mahrouss (amlalelmahrouss@icloud.com)
* @brief ATA driver (PIO mode).
* @version 0.1
* @date 2024-02-02
*
* @copyright Copyright (c) Amlal EL Mahrouss
*
*/
#include <Mod/ATA/ATA.h>
#include <ArchKit/ArchKit.h>
#if defined(__ATA_DMA__)
#define kATADataLen 256
using namespace Kernel;
using namespace Kernel::HAL;
/// BUGS: 0
STATIC Boolean kATADetected = false;
STATIC Int32 kATADeviceType = kATADeviceCount;
STATIC Char kATAData[kATADataLen] = {0};
Boolean drv_std_wait_io(UInt16 IO)
{
for (int i = 0; i < 400; i++)
rt_in8(IO + ATA_REG_STATUS);
ATAWaitForIO_Retry:
auto statRdy = rt_in8(IO + ATA_REG_STATUS);
if ((statRdy & ATA_SR_BSY))
goto ATAWaitForIO_Retry;
ATAWaitForIO_Retry2:
statRdy = rt_in8(IO + ATA_REG_STATUS);
if (statRdy & ATA_SR_ERR)
return false;
if (!(statRdy & ATA_SR_DRDY))
goto ATAWaitForIO_Retry2;
return true;
}
Void drv_std_select(UInt16 Bus)
{
if (Bus == ATA_PRIMARY_IO)
rt_out8(Bus + ATA_REG_HDDEVSEL, ATA_PRIMARY_SEL);
else
rt_out8(Bus + ATA_REG_HDDEVSEL, ATA_SECONDARY_SEL);
}
Boolean drv_std_init(UInt16 Bus, UInt8 Drive, UInt16& OutBus, UInt8& OutMaster)
{
if (drv_std_detected())
return true;
UInt16 IO = Bus;
drv_std_select(IO);
// Bus init, NEIN bit.
rt_out8(IO + ATA_REG_NEIN, 1);
// identify until it's good.
ATAInit_Retry:
auto statRdy = rt_in8(IO + ATA_REG_STATUS);
if (statRdy & ATA_SR_ERR)
{
return false;
}
if ((statRdy & ATA_SR_BSY))
goto ATAInit_Retry;
rt_out8(IO + ATA_REG_COMMAND, ATA_CMD_IDENTIFY);
/// fetch serial info
/// model, speed, number of sectors...
drv_std_wait_io(IO);
for (SizeT indexData = 0ul; indexData < kATADataLen; ++indexData)
{
kATAData[indexData] = Kernel::HAL::rt_in16(IO + ATA_REG_DATA);
}
OutBus = (Bus == ATA_PRIMARY_IO) ? ATA_PRIMARY_IO : ATA_SECONDARY_IO;
OutMaster = (Bus == ATA_PRIMARY_IO) ? ATA_MASTER : ATA_SLAVE;
return true;
#ifdef __ATA_DMA__
// Step 7: Check if the drive supports DMA
if (!(kATAData[63] & (1 << 8)) || !(kATAData[88] & 0xFF))
{
kout << "No DMA support...\r";
ke_panic(RUNTIME_CHECK_BOOTSTRAP, "No DMA support on necessary disk driver.");
return false;
}
// Step 8: Enable DMA Mode
rt_out8(IO + ATA_REG_FEATURES, 0x03); // Enable DMA mode
rt_out8(IO + ATA_REG_COMMAND, ATA_REG_SET_FEATURES); // Send set features command
// Step 9: Wait for drive to acknowledge DMA setting
timeout = 100000;
while (!(rt_in8(IO + ATA_REG_STATUS) & ATA_SR_DRDY) && --timeout)
;
if (!timeout)
{
kout << "DMA Initialization Timeout...\r";
return false;
}
#endif // __ATA_DMA__
kout << "ATA is enabled now.\r";
return YES;
}
namespace Details
{
using namespace Kernel;
struct __attribute__((packed, aligned(4))) PRD final
{
UInt32 mAddress;
UInt16 mByteCount;
UInt16 mFlags;
};
} // namespace Details
Void drv_std_read(UInt64 Lba, UInt16 IO, UInt8 Master, Char* Buf, SizeT SectorSz, SizeT Size)
{
Lba /= SectorSz;
UInt8 Command = ((!Master) ? 0xE0 : 0xF0);
drv_std_select(IO);
rt_out8(IO + ATA_REG_HDDEVSEL, (Command) | (((Lba) >> 24) & 0x0F));
rt_out8(IO + ATA_REG_SEC_COUNT0, ((Size + SectorSz - 1) / SectorSz));
rt_out8(IO + ATA_REG_LBA0, (Lba)&0xFF);
rt_out8(IO + ATA_REG_LBA1, (Lba) >> 8);
rt_out8(IO + ATA_REG_LBA2, (Lba) >> 16);
rt_out8(IO + ATA_REG_LBA3, (Lba) >> 24);
if (Size > kib_cast(64))
ke_panic(RUNTIME_CHECK_FAILED, "ATA-DMA only supports < 64kb DMA transfers.");
Details::PRD* prd = new Details::PRD();
prd->mAddress = (UInt32)(UIntPtr)Buf;
prd->mByteCount = Size;
prd->mFlags = 0x8000;
rt_out32(IO + 0x04, (UInt32)(UIntPtr)prd);
rt_out8(IO + 0x00, 0x09); // Start DMA engine
rt_out8(IO + ATA_REG_COMMAND, ATA_CMD_READ_DMA);
while (rt_in8(ATA_REG_STATUS) & 0x01)
;
rt_out8(IO + 0x00, 0x00); // Stop DMA engine
delete prd;
prd = nullptr;
}
Void drv_std_write(UInt64 Lba, UInt16 IO, UInt8 Master, Char* Buf, SizeT SectorSz, SizeT Size)
{
Lba /= SectorSz;
UInt8 Command = ((!Master) ? 0xE0 : 0xF0);
drv_std_select(IO);
rt_out8(IO + ATA_REG_HDDEVSEL, (Command) | (((Lba) >> 24) & 0x0F));
rt_out8(IO + ATA_REG_SEC_COUNT0, ((Size + (SectorSz - 1)) / SectorSz));
rt_out8(IO + ATA_REG_LBA0, (Lba)&0xFF);
rt_out8(IO + ATA_REG_LBA1, (Lba) >> 8);
rt_out8(IO + ATA_REG_LBA2, (Lba) >> 16);
rt_out8(IO + ATA_REG_LBA3, (Lba) >> 24);
if (Size > kib_cast(64))
ke_panic(RUNTIME_CHECK_FAILED, "ATA-DMA only supports < 64kb DMA transfers.");
Details::PRD* prd = new Details::PRD();
prd->mAddress = (UInt32)(UIntPtr)Buf;
prd->mByteCount = Size;
prd->mFlags = 0x8000;
rt_out32(IO + 0x04, (UInt32)(UIntPtr)prd);
rt_out8(IO + 0x00, 0x09); // Start DMA engine
rt_out8(IO + ATA_REG_COMMAND, ATA_CMD_WRITE_DMA);
while (rt_in8(ATA_REG_STATUS) & 0x01)
;
rt_out8(IO + 0x00, 0x00); // Stop DMA engine
delete prd;
prd = nullptr;
}
/// @brief is ATA detected?
Boolean drv_std_detected(Void)
{
return kATADetected;
}
/***
@brief Getter, gets the number of sectors inside the drive.
*/
Kernel::SizeT drv_get_sector_count()
{
return (kATAData[61] << 16) | kATAData[60];
}
/// @brief Get the drive size.
Kernel::SizeT drv_get_size()
{
return (drv_get_sector_count()) * kATASectorSize;
}
#endif /* ifdef __ATA_DMA__ */
|
